STM32G0B1- More FDCAN fixes and added a example #5172
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
- **Add FDCANTransferRate100kbps constant.** - **Introduce support for FD mode and update FDCAN initialization to match HAL behavior.** - **Adjust bit timing configurations with consistent SJW values and minor tweaks in filter setup.** - **Select PCLK1 as FDCAN clock source to align with HAL configuration.**
…eo-G0B1RE board.**
Member
|
Reran CI tests. Passed. We should probably try to fix the linux scheduler timer flake. |
… pins in FDCAN setup.**
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Add comprehensive FDCAN test suite and configure interrupts on Nucleo-G0B1RE board.
Fix CAN1 pin assignments on Nucleo-G0B1RE board.
Add FDCANTransferRate100kbps constant.**
Introduce support for FD mode and update FDCAN initialization to match HAL behavior.
Adjust bit timing configurations with consistent SJW values and minor tweaks in filter setup.
Select PCLK1 as FDCAN clock source to align with HAL configuration.